IN THE UNITED STATES PATENT AND TRADEMARK OFFICE Ramin Farjad-Rad

Applicant:

Ramin Farjad-Rad

Attorney's Docket No:

2789.2017-000

Title:

Sir:

LINEAR DATA RECOVERY PHASE DETECTOR


Date: 5-22-01

EXPRESS MAIL LABEL NO FL 76234109105

INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner for Patents Washington, D.C. 20231

This I	nformation Disclosure Statement is submitted:
[]	under 37 CFR 1.129(a), or (First/Second submission after Final Rejection)
[X]	under 37 CFR 1.97(b), or (Within any one of the following time periods: three months of filing national application (other than a CPA) or date of entry of the national stage in an international application; or before the mailing date of a first office action on the merits in a non-provisional application, including CPA, or a Request for Continued Examination).
[]	under 37 CFR 1.97(c) together with either:
	[] a Statement under 37 CFR 1.97(e), as checked below, or
	[] a \$180.00 fee under 37 CFR 1.17(p), or (After the 37 CFR 1.97(b) time period, but before final action or notice of allowance, whichever occurs first)
[]	under 37 CFR 1.97(d) together with:
	[] a Statement under 37 CFR 1.97(e), as checked below, and
	[] a \$180.00 fee under 37 CFR 1.17(p), or (Filed after final action or notice of allowance, whichever occurs first, but on or before payment of the issue fee)
[]	under 37 CFR 1.97(i): Applicant requests that the IDS and cited reference(s) be placed in the application filewrapper. (Filed after payment of issue fee)



[]	Appli	icant requests that the follow	ing pending applications be	e considered:					
Examine: Initials	r's								
	_	U.S. Patent Application No by [inventor(s)], filed [], Publication Date [],				
	_	U.S. Patent Application Noby [inventor(s)], filed [o. [], Publication No. [], Docket No.: []], Publication Date [],				
	-	U.S. Patent Application Noby [inventor(s)], filed [o. [], Publication No. [], Docket No.: []], Publication Date [],				
		Examiner	Date						
	[]	A copy of each above-cited	d application, including the	current claims, is enclo	osed.				
	[]	A copy of each above-cited those entered in prior appliance 35 U.S.C. 120 is claimed.	d application, including the ication, U.S. Application N	current claims, is enclored to current claims, is enclored to control of the current claims, is enclored to current claims.	sed, except iority under				
		er is requested to return a copere considered with the next		ng applications indicati	ng which				
It is r	equeste	d that the information disclos	sed herein be made of recor	d in this application.					
Meth	od of pa	ayment:							
[]		heck for the fee noted above is enclosed, or the fee has been included in the check with the ompanying Reply. A copy of this Statement is enclosed.							
[]	Please	se charge Deposit Account 08-0380 in the amount of \$[]. A copy of this Statement is osed.							
[X]	Please charge any deficiency in fees and credit any overpayment to Deposit Account 08-0380.								
			Respectfully submitted,	•					
			HAMILTON, BROOK	, SMITH & REYNOLD	S, P.C.				
			By Bull 2 2 Gerald M. Bluhm Registration No.: 44,0 Telephone: (781) 861 Facsimile: (781) 861	035 -6240					

Lexington, Massachusetts 02421-4799 Dated: 5/22/01

PTO-1449 REPRODUCED				ATTORNEY DOCKET NO. 2789.2017-000	APPLICAT	APPLICATION NO.				
INFORMATION DISCLOSURE CITATION IN AN APPLICATION				APPLICANT Ramin Farjad-Rad						
		May 16, 2001		FILING DATE	GROUP		786			
	(Use	several sheets if neces	ssary)	FIDING DATE	GROOF		7697 97	^=		
			v.s.	PATENT DOCUMENTS						
EXAM- INER INI- TIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB- CLASS	FILING II APPROP	F		
	AA									
	AB									
	AC									
			FOREIG	N PATENT DOCUMENTS						
		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB- CLASS	TRANSL YES	ATION NO		
	AL									
	AM									
		OTHER DOCUMENTS ((Including Au	thor, Title, Date, Pertinen	t Pages,	Etc.)				
Lee, Thomas H., et al., "A 155-MHZ Clock Recovery Delay - and Ph Locked Loop," pp. 421-430, Reprinted from IEEE Journal of Solid- Circuits, vol. SC-27, pp. 1736-1746, December 1992.										
	AS	Soyuer, Mehmet, "A Monolithic 2.3-Gb/s 100-mW Clock and Data Recovery Circuit in Silicon Bipolar Technology," pp. 450-453, Reprinted from IEEE Journal of Solid-State Circuits, vol. SC-28, pp. 1310-1313, December 1993.								
	AT	Savoj, Jafar, et al., "A 10-Gb/s CMOS Clock and Data Recovery Circuit," IEEE, pp. 136-139.								
	AU	Poulton, John, et al., "A Tracking Clock Recovery Receiver for 4Gb/s Signaling," pp. 157-169.								
	AV	Hu, Timothy H., "A Monolithic 480 Mb/s Parallel AGC/Decision/Clock-Recovery Circuit in 1.2-μm CMOS," pp. 437-443, Reprinted from IEEE Journal of Solid-State Circuits, vol. SC-28, pp. 1314-1320, December 1993.								
	AW	Ishihara, Noboru, et al., "A Monolithic 156 Mb/s Clock and Data Recovery PLL Circuit Using the Sample-and-Hold Technique," pp. 431-436, Reprinted from IEEE Journal of Solid-State Circuits, vol. SC-29, pp. 1566-1571, December 1994.								
	AX	Farjad-Rad, Ramin, et al., "A 0.3-μm CMOS 8-Gb/s 4-PAM Serial Link Transceiver," pp. 757-764.								
	AY	Fiedler, Alan, et al., "A 1.0625Gbps Transceiver with 2x-Oversampling and Transmit Signal Pre-Emphasis," IEEE, pp. 462-464.								
	AZ	Thon, L., "540Mhz 21 mW MDFE Equalizer and Detector in 0.25 μ m CMOS," IEEE.								
4	AR2	Dally, William J., "Transmitter Equalization for 4Gb/s Signaling," pp. 29-38.								
EXAMINER DATE CONSIDERED C/30/04										